2010-11-10 07:48:03 +01:00
|
|
|
|
|
|
|
|
---------- Begin Simulation Statistics ----------
|
2011-02-08 04:23:13 +01:00
|
|
|
host_inst_rate 1417565 # Simulator instruction rate (inst/s)
|
|
|
|
|
host_mem_usage 214360 # Number of bytes of host memory used
|
|
|
|
|
host_seconds 0.35 # Real time elapsed on the host
|
|
|
|
|
host_tick_rate 708232428 # Simulator tick rate (ticks/s)
|
2010-11-10 07:48:03 +01:00
|
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
|
|
|
sim_insts 500001 # Number of instructions simulated
|
|
|
|
|
sim_seconds 0.000250 # Number of seconds simulated
|
|
|
|
|
sim_ticks 250015500 # Number of ticks simulated
|
|
|
|
|
system.cpu.dtb.data_accesses 180793 # DTB accesses
|
|
|
|
|
system.cpu.dtb.data_acv 0 # DTB access violations
|
|
|
|
|
system.cpu.dtb.data_hits 180775 # DTB hits
|
|
|
|
|
system.cpu.dtb.data_misses 18 # DTB misses
|
|
|
|
|
system.cpu.dtb.fetch_accesses 0 # ITB accesses
|
|
|
|
|
system.cpu.dtb.fetch_acv 0 # ITB acv
|
|
|
|
|
system.cpu.dtb.fetch_hits 0 # ITB hits
|
|
|
|
|
system.cpu.dtb.fetch_misses 0 # ITB misses
|
|
|
|
|
system.cpu.dtb.read_accesses 124443 # DTB read accesses
|
|
|
|
|
system.cpu.dtb.read_acv 0 # DTB read access violations
|
|
|
|
|
system.cpu.dtb.read_hits 124435 # DTB read hits
|
|
|
|
|
system.cpu.dtb.read_misses 8 # DTB read misses
|
|
|
|
|
system.cpu.dtb.write_accesses 56350 # DTB write accesses
|
|
|
|
|
system.cpu.dtb.write_acv 0 # DTB write access violations
|
|
|
|
|
system.cpu.dtb.write_hits 56340 # DTB write hits
|
|
|
|
|
system.cpu.dtb.write_misses 10 # DTB write misses
|
|
|
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
|
|
|
|
system.cpu.itb.data_accesses 0 # DTB accesses
|
|
|
|
|
system.cpu.itb.data_acv 0 # DTB access violations
|
|
|
|
|
system.cpu.itb.data_hits 0 # DTB hits
|
|
|
|
|
system.cpu.itb.data_misses 0 # DTB misses
|
|
|
|
|
system.cpu.itb.fetch_accesses 500032 # ITB accesses
|
|
|
|
|
system.cpu.itb.fetch_acv 0 # ITB acv
|
|
|
|
|
system.cpu.itb.fetch_hits 500019 # ITB hits
|
|
|
|
|
system.cpu.itb.fetch_misses 13 # ITB misses
|
|
|
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
|
|
|
system.cpu.itb.read_acv 0 # DTB read access violations
|
|
|
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
|
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
|
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
|
|
|
system.cpu.itb.write_acv 0 # DTB write access violations
|
|
|
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
|
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
|
|
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
|
|
|
|
system.cpu.numCycles 500032 # number of cpu cycles simulated
|
2011-02-08 04:23:13 +01:00
|
|
|
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
|
|
|
|
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
|
|
|
|
system.cpu.num_busy_cycles 500032 # Number of busy cycles
|
|
|
|
|
system.cpu.num_conditional_control_insts 38180 # number of instructions that are conditional controls
|
|
|
|
|
system.cpu.num_fp_alu_accesses 32 # Number of float alu accesses
|
|
|
|
|
system.cpu.num_fp_insts 32 # number of float instructions
|
|
|
|
|
system.cpu.num_fp_register_reads 32 # number of times the floating registers were read
|
|
|
|
|
system.cpu.num_fp_register_writes 16 # number of times the floating registers were written
|
|
|
|
|
system.cpu.num_func_calls 14357 # number of times a function call or return occured
|
|
|
|
|
system.cpu.num_idle_cycles 0 # Number of idle cycles
|
2010-11-10 07:48:03 +01:00
|
|
|
system.cpu.num_insts 500001 # Number of instructions executed
|
2011-02-08 04:23:13 +01:00
|
|
|
system.cpu.num_int_alu_accesses 474689 # Number of integer alu accesses
|
|
|
|
|
system.cpu.num_int_insts 474689 # number of integer instructions
|
|
|
|
|
system.cpu.num_int_register_reads 654286 # number of times the integer registers were read
|
|
|
|
|
system.cpu.num_int_register_writes 371542 # number of times the integer registers were written
|
|
|
|
|
system.cpu.num_load_insts 124443 # Number of load instructions
|
|
|
|
|
system.cpu.num_mem_refs 180793 # number of memory refs
|
|
|
|
|
system.cpu.num_store_insts 56350 # Number of store instructions
|
2010-11-10 07:48:03 +01:00
|
|
|
system.cpu.workload.PROG:num_syscalls 18 # Number of system calls
|
|
|
|
|
|
|
|
|
|
---------- End Simulation Statistics ----------
|
