58 lines
2.9 KiB
Python
58 lines
2.9 KiB
Python
|
# Copyright (c) 2013, 2015 ARM Limited
|
||
|
|
# All rights reserved.
|
||
|
|
#
|
||
|
|
# The license below extends only to copyright in the software and shall
|
||
|
|
# not be construed as granting a license to any other intellectual
|
||
|
|
# property including but not limited to intellectual property relating
|
||
|
|
# to a hardware implementation of the functionality of the software
|
||
|
|
# licensed hereunder. You may use the software subject to the license
|
||
|
|
# terms below provided that you ensure that this notice is replicated
|
||
|
|
# unmodified and in its entirety in all distributions of the software,
|
||
|
|
# modified or unmodified, in source code or in binary form.
|
||
|
|
#
|
||
|
|
# Copyright (c) 2006-2007 The Regents of The University of Michigan
|
||
|
|
# All rights reserved.
|
||
|
|
#
|
||
|
|
# Redistribution and use in source and binary forms, with or without
|
||
|
|
# modification, are permitted provided that the following conditions are
|
||
|
|
# met: redistributions of source code must retain the above copyright
|
||
|
|
# notice, this list of conditions and the following disclaimer;
|
||
|
|
# redistributions in binary form must reproduce the above copyright
|
||
|
|
# notice, this list of conditions and the following disclaimer in the
|
||
|
|
# documentation and/or other materials provided with the distribution;
|
||
|
|
# neither the name of the copyright holders nor the names of its
|
||
|
|
# contributors may be used to endorse or promote products derived from
|
||
|
|
# this software without specific prior written permission.
|
||
|
|
#
|
||
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
||
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
||
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
||
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
||
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
||
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
||
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
||
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||
|
|
#
|
||
|
|
# Authors: Andreas Hansson
|
||
|
|
|
||
|
|
from m5.objects import *
|
||
|
|
from m5.defines import buildEnv
|
||
|
|
from base_config import *
|
||
|
|
from arm_generic import *
|
||
|
|
from O3_ARM_v7a import O3_ARM_v7a_3
|
||
|
|
|
||
|
|
# If we are running ARM regressions, use a more sensible CPU
|
||
|
|
# configuration. This makes the results more meaningful, and also
|
||
|
|
# increases the coverage of the regressions.
|
||
|
|
if buildEnv['TARGET_ISA'] == "arm":
|
||
|
|
root = ArmSESystemUniprocessor(mem_mode='timing', mem_class=DDR3_1600_x64,
|
||
|
|
cpu_class=O3_ARM_v7a_3,
|
||
|
|
num_threads=2).create_root()
|
||
|
|
else:
|
||
|
|
root = BaseSESystemUniprocessor(mem_mode='timing', mem_class=DDR3_1600_x64,
|
||
|
|
cpu_class=DerivO3CPU,
|
||
|
|
num_threads=2).create_root()
|