263 lines
4.6 KiB
INI
263 lines
4.6 KiB
INI
|
[root]
|
||
|
type=Root
|
||
|
children=system
|
||
|
eventq_index=0
|
||
|
full_system=false
|
||
|
sim_quantum=0
|
||
|
time_sync_enable=false
|
||
|
time_sync_period=100000000000
|
||
|
time_sync_spin_threshold=100000000
|
||
|
|
||
|
[system]
|
||
|
type=System
|
||
|
children=clk_domain cpu dvfs_handler mem_ctrl membus
|
||
|
boot_osflags=a
|
||
|
cache_line_size=64
|
||
|
clk_domain=system.clk_domain
|
||
|
eventq_index=0
|
||
|
init_param=0
|
||
|
kernel=
|
||
|
kernel_addr_check=true
|
||
|
load_addr_mask=1099511627775
|
||
|
load_offset=0
|
||
|
mem_mode=timing
|
||
|
mem_ranges=0:536870911
|
||
|
memories=system.mem_ctrl
|
||
|
mmap_using_noreserve=false
|
||
|
num_work_ids=16
|
||
|
readfile=
|
||
|
symbolfile=
|
||
|
work_begin_ckpt_count=0
|
||
|
work_begin_cpu_id_exit=-1
|
||
|
work_begin_exit_count=0
|
||
|
work_cpus_ckpt_count=0
|
||
|
work_end_ckpt_count=0
|
||
|
work_end_exit_count=0
|
||
|
work_item_id=-1
|
||
|
system_port=system.membus.slave[3]
|
||
|
|
||
|
[system.clk_domain]
|
||
|
type=SrcClockDomain
|
||
|
children=voltage_domain
|
||
|
clock=1000
|
||
|
domain_id=-1
|
||
|
eventq_index=0
|
||
|
init_perf_level=0
|
||
|
voltage_domain=system.clk_domain.voltage_domain
|
||
|
|
||
|
[system.clk_domain.voltage_domain]
|
||
|
type=VoltageDomain
|
||
|
eventq_index=0
|
||
|
voltage=1.000000
|
||
|
|
||
|
[system.cpu]
|
||
|
type=TimingSimpleCPU
|
||
|
children=apic_clk_domain dtb interrupts isa itb tracer workload
|
||
|
branchPred=Null
|
||
|
checker=Null
|
||
|
clk_domain=system.clk_domain
|
||
|
cpu_id=-1
|
||
|
do_checkpoint_insts=true
|
||
|
do_quiesce=true
|
||
|
do_statistics_insts=true
|
||
|
dtb=system.cpu.dtb
|
||
|
eventq_index=0
|
||
|
function_trace=false
|
||
|
function_trace_start=0
|
||
|
interrupts=system.cpu.interrupts
|
||
|
isa=system.cpu.isa
|
||
|
itb=system.cpu.itb
|
||
|
max_insts_all_threads=0
|
||
|
max_insts_any_thread=0
|
||
|
max_loads_all_threads=0
|
||
|
max_loads_any_thread=0
|
||
|
numThreads=1
|
||
|
profile=0
|
||
|
progress_interval=0
|
||
|
simpoint_start_insts=
|
||
|
socket_id=0
|
||
|
switched_out=false
|
||
|
system=system
|
||
|
tracer=system.cpu.tracer
|
||
|
workload=system.cpu.workload
|
||
|
dcache_port=system.membus.slave[1]
|
||
|
icache_port=system.membus.slave[0]
|
||
|
|
||
|
[system.cpu.apic_clk_domain]
|
||
|
type=DerivedClockDomain
|
||
|
clk_divider=16
|
||
|
clk_domain=system.clk_domain
|
||
|
eventq_index=0
|
||
|
|
||
|
[system.cpu.dtb]
|
||
|
type=X86TLB
|
||
|
children=walker
|
||
|
eventq_index=0
|
||
|
size=64
|
||
|
walker=system.cpu.dtb.walker
|
||
|
|
||
|
[system.cpu.dtb.walker]
|
||
|
type=X86PagetableWalker
|
||
|
clk_domain=system.clk_domain
|
||
|
eventq_index=0
|
||
|
num_squash_per_cycle=4
|
||
|
system=system
|
||
|
|
||
|
[system.cpu.interrupts]
|
||
|
type=X86LocalApic
|
||
|
clk_domain=system.cpu.apic_clk_domain
|
||
|
eventq_index=0
|
||
|
int_latency=1000
|
||
|
pio_addr=2305843009213693952
|
||
|
pio_latency=100000
|
||
|
system=system
|
||
|
int_master=system.membus.slave[2]
|
||
|
int_slave=system.membus.master[1]
|
||
|
pio=system.membus.master[0]
|
||
|
|
||
|
[system.cpu.isa]
|
||
|
type=X86ISA
|
||
|
eventq_index=0
|
||
|
|
||
|
[system.cpu.itb]
|
||
|
type=X86TLB
|
||
|
children=walker
|
||
|
eventq_index=0
|
||
|
size=64
|
||
|
walker=system.cpu.itb.walker
|
||
|
|
||
|
[system.cpu.itb.walker]
|
||
|
type=X86PagetableWalker
|
||
|
clk_domain=system.clk_domain
|
||
|
eventq_index=0
|
||
|
num_squash_per_cycle=4
|
||
|
system=system
|
||
|
|
||
|
[system.cpu.tracer]
|
||
|
type=ExeTracer
|
||
|
eventq_index=0
|
||
|
|
||
|
[system.cpu.workload]
|
||
|
type=LiveProcess
|
||
|
cmd=tests/test-progs/hello/bin/x86/linux/hello
|
||
|
cwd=
|
||
|
drivers=
|
||
|
egid=100
|
||
|
env=
|
||
|
errout=cerr
|
||
|
euid=100
|
||
|
eventq_index=0
|
||
|
executable=
|
||
|
gid=100
|
||
|
input=cin
|
||
|
kvmInSE=false
|
||
|
max_stack_size=67108864
|
||
|
output=cout
|
||
|
pid=100
|
||
|
ppid=99
|
||
|
simpoint=0
|
||
|
system=system
|
||
|
uid=100
|
||
|
useArchPT=false
|
||
|
|
||
|
[system.dvfs_handler]
|
||
|
type=DVFSHandler
|
||
|
domains=
|
||
|
enable=false
|
||
|
eventq_index=0
|
||
|
sys_clk_domain=system.clk_domain
|
||
|
transition_latency=100000000
|
||
|
|
||
|
[system.mem_ctrl]
|
||
|
type=DRAMCtrl
|
||
|
IDD0=0.075000
|
||
|
IDD02=0.000000
|
||
|
IDD2N=0.050000
|
||
|
IDD2N2=0.000000
|
||
|
IDD2P0=0.000000
|
||
|
IDD2P02=0.000000
|
||
|
IDD2P1=0.000000
|
||
|
IDD2P12=0.000000
|
||
|
IDD3N=0.057000
|
||
|
IDD3N2=0.000000
|
||
|
IDD3P0=0.000000
|
||
|
IDD3P02=0.000000
|
||
|
IDD3P1=0.000000
|
||
|
IDD3P12=0.000000
|
||
|
IDD4R=0.187000
|
||
|
IDD4R2=0.000000
|
||
|
IDD4W=0.165000
|
||
|
IDD4W2=0.000000
|
||
|
IDD5=0.220000
|
||
|
IDD52=0.000000
|
||
|
IDD6=0.000000
|
||
|
IDD62=0.000000
|
||
|
VDD=1.500000
|
||
|
VDD2=0.000000
|
||
|
activation_limit=4
|
||
|
addr_mapping=RoRaBaCoCh
|
||
|
bank_groups_per_rank=0
|
||
|
banks_per_rank=8
|
||
|
burst_length=8
|
||
|
channels=1
|
||
|
clk_domain=system.clk_domain
|
||
|
conf_table_reported=true
|
||
|
device_bus_width=8
|
||
|
device_rowbuffer_size=1024
|
||
|
device_size=536870912
|
||
|
devices_per_rank=8
|
||
|
dll=true
|
||
|
eventq_index=0
|
||
|
in_addr_map=true
|
||
|
max_accesses_per_row=16
|
||
|
mem_sched_policy=frfcfs
|
||
|
min_writes_per_switch=16
|
||
|
null=false
|
||
|
page_policy=open_adaptive
|
||
|
range=0:536870911
|
||
|
ranks_per_channel=2
|
||
|
read_buffer_size=32
|
||
|
static_backend_latency=10000
|
||
|
static_frontend_latency=10000
|
||
|
tBURST=5000
|
||
|
tCCD_L=0
|
||
|
tCK=1250
|
||
|
tCL=13750
|
||
|
tCS=2500
|
||
|
tRAS=35000
|
||
|
tRCD=13750
|
||
|
tREFI=7800000
|
||
|
tRFC=260000
|
||
|
tRP=13750
|
||
|
tRRD=6000
|
||
|
tRRD_L=0
|
||
|
tRTP=7500
|
||
|
tRTW=2500
|
||
|
tWR=15000
|
||
|
tWTR=7500
|
||
|
tXAW=30000
|
||
|
tXP=0
|
||
|
tXPDLL=0
|
||
|
tXS=0
|
||
|
tXSDLL=0
|
||
|
write_buffer_size=64
|
||
|
write_high_thresh_perc=85
|
||
|
write_low_thresh_perc=50
|
||
|
port=system.membus.master[2]
|
||
|
|
||
|
[system.membus]
|
||
|
type=CoherentXBar
|
||
|
clk_domain=system.clk_domain
|
||
|
eventq_index=0
|
||
|
forward_latency=4
|
||
|
frontend_latency=3
|
||
|
response_latency=2
|
||
|
snoop_filter=Null
|
||
|
snoop_response_latency=4
|
||
|
system=system
|
||
|
use_default_range=false
|
||
|
width=16
|
||
|
master=system.cpu.interrupts.pio system.cpu.interrupts.int_slave system.mem_ctrl.port
|
||
|
slave=system.cpu.icache_port system.cpu.dcache_port system.cpu.interrupts.int_master system.system_port
|
||
|
|