sanchayanmaity/dotfiles
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

init.el: Add verilog support

Browse source 
Signed-off-by: Sanchayan Maity <maitysanchayan@gmail.com>
This commit is contained in:
Sanchayan Maity 2019-06-23 17:35:00 +05:30
parent c187c778dd
commit be3816e5b6
1 changed files with 10 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
init.el
View file

@ -224,6 +224,16 @@
(use-package gitignore-templates (use-package gitignore-templates
:defer t) :defer t)
;; See below 3 links for why config has been set like this
;; https://stackoverflow.com/questions/25517190/missing-complete-candidate-for-verilog-mode-with-company-mode
;; https://github.com/flycheck/flycheck/issues/740
;; https://github.com/flycheck/flycheck/issues/1250
(use-package verilog-mode
:defer t
:config
(add-to-list 'company-keywords-alist (cons 'verilog-mode verilog-keywords))
(setq flycheck-verilog-verilator-executable "verilator_bin"))
;; Custom keybinding ;; Custom keybinding
(use-package general (use-package general
:ensure t :ensure t